|
About the Memory Format category
|
|
0
|
1634
|
March 18, 2020
|
|
Cuda Memory Use Batched Matrix Multiplication
|
|
7
|
2085
|
February 11, 2026
|
|
Sparse bmm cause CUDA misaligned address error
|
|
2
|
107
|
October 23, 2025
|
|
Free all GPU memory used in between runs
|
|
4
|
29418
|
August 18, 2025
|
|
Output mismatch with channels_last_3d?
|
|
1
|
101
|
July 9, 2025
|
|
Question: What takes so much gpu memory?
|
|
2
|
129
|
July 6, 2025
|
|
Understand the memory allocation visualization
|
|
1
|
153
|
July 1, 2025
|
|
Why the reserved memory is much larger than occupied memory?
|
|
1
|
135
|
June 25, 2025
|
|
Why does GPU memory usage not double when loading two identical models in PyTorch?
|
|
2
|
139
|
June 9, 2025
|
|
Questions about GPU memory usage
|
|
2
|
408
|
May 8, 2025
|
|
Out of Memory During LoRA Fine-Tuning on LLAMA-4-Scout-17B with H100 (80GB VRAM)
|
|
0
|
264
|
May 4, 2025
|
|
Method for efficiently transferring non-autograd tensors to CPU from GPU?
|
|
4
|
174
|
April 9, 2025
|
|
Clip Grad Norm on GPU without sync
|
|
1
|
141
|
March 30, 2025
|
|
Redefining model with fewer parameters → out of memory (OOM)?
|
|
1
|
89
|
February 19, 2025
|
|
DtoH transfer of a partial tensor or untyped_storage to tensor without memory allocation
|
|
0
|
78
|
February 19, 2025
|
|
How can I decrease the pytorch confidence to hold too much reserved memory
|
|
3
|
517
|
January 8, 2025
|
|
`torch.cuda.is_available()` allocates unwanted memory?
|
|
2
|
609
|
December 11, 2024
|
|
Guarantee traversal order for optimiser states
|
|
0
|
141
|
October 12, 2024
|
|
How to share data among DataLoader processes to save memory
|
|
6
|
14662
|
October 10, 2024
|
|
Libtorch CPP Api for Memory Format Channels Last
|
|
1
|
120
|
September 7, 2024
|
|
Replacing torch.zeros internals with cudaMemset instead of fill kernel
|
|
2
|
435
|
September 5, 2024
|
|
Fancy idexing memory footprint
|
|
0
|
174
|
August 19, 2024
|
|
Unable to free all GPU memory
|
|
3
|
568
|
August 12, 2024
|
|
Why does tf.tile not make use of strided layout? And what about "inverse" strides?
|
|
0
|
141
|
August 3, 2024
|
|
Advanced Slicing
|
|
3
|
301
|
July 28, 2024
|
|
Why aren't inputs to conv1d channels last?
|
|
3
|
2357
|
July 22, 2024
|
|
Frombuffer() → "The given buffer is not writable"
|
|
1
|
1853
|
June 19, 2024
|
|
TensorDataset with lazy loading?
|
|
4
|
1912
|
June 7, 2024
|
|
Understanding GPU memory visualization result
|
|
1
|
248
|
May 11, 2024
|
|
Do operations between tensors and scalars move the tensor to CPU?
|
|
5
|
1360
|
April 20, 2024
|